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Abstract—This paper presents an extension to the switched
capacitor DC-DC converter model when supplying loads stacked
vertically. Stacking loads vertically drastically reduces the re-
quired size of a DC-DC converter, as it only needs to supply the
mismatch current between the loads. Furthermore, when loads
are perfectly matched, efficiency is only limited by the power
consumption of the control loop, achieving efficiencies close to
100%. The proposed adapted model is extensively discussed,
along with system level considerations regarding the required
control loop. As a proof of concept, simulations of a transistor-
level DC-DC converter that supplies three vertically stacked loads
are shown.
(Keywords: modelling, design, Push/Pull, Switched Capacitor,
DC-DC Converter)
I. INTRODUCTION
Switched capacitor (SC) DC-DC converters show great
promise to provide on-chip per-core down-conversion for
digital loads, as several works showcase high power density
[1], high voltage conversion ratio [2] and fast response time
[3]. Unfortunately, the achievable efficiency and power density
will ultimately be limited by the output impedance of the DC-
DC converter, which translate to to I2R-losses.
In the case of Fig. 1, the on-chip DC-DC converter needs
to supply the full load current of 2.1A, leading to a large
converter area. However, if these circuits can be stacked
vertically, as in Fig. 2, an interesting opportunity arises. The
on-chip DC-DC converter will no longer need to deliver the
full output power, but only sink or source the difference in
current consumed by the stacked loads, allowing a reduced
converter area. When stacked loads consume equal amounts of
power, implicit DC-DC down-conversion is achieved (similar
to a resistive ladder), potentially achieving 100% efficiency
at maximum load, while the DC-DC converter can essentially
be idle. When loads are not identical, the converter shuttles
charge from or to the loads, maintaining the output voltage
at the desired level. At the load side, microprocessor cores or
subblocks can still communicate with one another through the
use of level shifters, as has been proposed and implemented
in [4], [5].
Another benefit from stacking loads vertically is the reduc-
tion in supplied current by the bus voltage regulator. As more
loads are stacked vertically, VBUS can be increased while
the input current decreases by the same factor, alleviating
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Fig. 1: A typical system with off-chip bus voltage regulation
and an on-chip step-down converter.
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Fig. 2: Proposed system for stacked loads, with reduced
current demands.
problems that may arise from voltage drops in the on-chip
power distribution network [1]. While the power requirements
for the bus converter remains the same, the reduced maximum
current leads to reduced conduction losses, and can hence im-
prove efficiency of the bus regulator. Furthermore, for a PWM-
controlled buck converter, the higher output voltage leads to
an increased duty cycle, leading to relaxed specifications for
e.g. the levelshifters [6].
Non-SC solution exist, where linear regulators [4] or induc-
tive converters [7] are used to supply these stacked loads. The
latter are not very well suited for full integration, as inductors
are not easily integrated without additional (costly) processing
steps, and the design of [7] makes use of coupled inductors.
Push/pull linear regulators as in [4] show great promise, but
the high biasing currents required for the regulators still limit
the efficiency at around 80-90%, even at matched loads.
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Fig. 3: Switched capacitor model, from [10].
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Fig. 4: Single load example.
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Fig. 5: Stacked loads exam-
ple.
SC converters that try to tackle the problem of push/pull
SC converters do this with only moderate success [8], [9]: a
steady-state output voltage droop occurs for increasing mis-
match currents, while providing little insight into their design.
In [5], a symmetrical ladder SC converter is used to supply
4x4 stacked microprocessor cores, but is grossly oversized for
the amount of mismatch current it needs to supply, in an effort
to minimize this droop. In this paper, we will show that we
can get rid of this droop by implementing not one, but two
SC-topologies per converter, yielding a compacter solution.
In Section II, the switched capacitor model proposed by
[10] will be examined, and the requirements of a DC-DC
converter to truly operate in a push/pull manner will be
deduced. Section III will discuss control loops for push/pull
SC converters, while Section IV will show the simulation
results of a transistor-level implementation of such a DC-DC
converter with control loop, before drawing conclusions in
Section V.
II. SWITCHED CAPACITOR MODEL
Fig. 3 shows the SC model proposed by [10]. The output
impedance is given by Rout =
√
R2fsl +R
2
ssl, with Rfsl the
fast switching limit (FSL) impedance, determined by the resis-
tance of the switches, and Rssl the slow switching limit (SSL)
impedance, modelling the losses associated with charging and
discharging the flying capacitors non-adiabatically. The extra
parallel impedance Rdyn can be added to model the losses
associated with parasitic bottom plate losses, switch gate drive
losses and losses associated with the ESR of the capacitors.
Consider the circuit in Fig .4, where a single converter
supplies a load Rload. In this case, Vout is given by:
Vout = VinV CR
Rload
Rload +Rout
(1)
For given load requirements and input voltage, designers have
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Fig. 6: Numerical example and output voltage in function of
Rload1.
the freedom of choosing the voltage conversion ratio (VCR) of
the SC converter, and it’s output impedance (size of switches,
capacitors and switching frequency). When loads operate over
a wide output voltage, multiple VCRs are combined in a
gearbox converter to cover this larger range efficiently [1],
[3]. This equation is no longer valid for modelling stacked
loads, as in Fig. 5. The output voltage does not only depend
on the value of Rload1, but also on Rload2.
Vout =
Vin(Rload1V CR−Rout)Rload2
(Rload1Rload2 −Rload1Rout −Rload2Rout) (2)
While this equation is the result of simply applying Kirch-
hoff’s laws, it offers little insight. To help clarify the meaning
of this equation, Fig. 6 shows a numerical example. Imagine
the loads require an output voltage of 1V , Rload2 = 100Ω,
Rload1 = 10Ω − 1kΩ, and the converter uses V CR = 1/2
(i.e. the ideal step-down ratio). As long as Rload1 > Rload2,
Vout remains close to 1V, but does not achieve the desired 1V
operating point. If Rload1 < Rload2, the output voltage rapidly
diverges from 1V . Only when Rload1 = Rload2 is the output
voltage exactly 1V , although in this specific case, no converter
is required, as the loads perform implicit down-conversion.
The culprit for this behaviour is the output impedance Rout.
While the ideal (i.e. unloaded) output voltage is indeed 1V ,
any current delivered by the converter will induce a voltage
drop over Rout, which will be forward when Rload1 > Rload2,
and reverse when Rload1 < Rload2. Graphically, the same
conclusion can be drawn, since every curve intersects the
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Fig. 7: Vout in function of Rload1, using two discrete VCRs.
Each line intersects the 1V -horizontal at different values of
Rload1.
1V -horizontal at the point where Rload1 = Rload2. All
valid operating points are constrained by two limits: the 1V -
horizontal, representing Rout = 0Ω, and the curve where
Rout =∞Ω.
However, there is a way to cope with this. In [5], [8], [9],
only 1 VCR is implemented, where Rout is made as small as
possible to reduce the voltage drop, coming at a hefty price of
area overhead. Instead, we propose to use at least 2 discrete
VCRs:
1) V CR > Vout,desired/Vin, able to regulate the output as
long as Rload1 > Rload2 (Iload1 < Iload2). This VCR
will source (push) current to the output.
2) V CR < Vout,desired/Vin, able to regulate the output as
long as Rload1 < Rload2 (Iload1 > Iload2). This VCR
will sink (pull) current from the output.
Using eq. 2, but now selecting two VCRs according to the
above criteria (e.g. VCR=3/8 and VCR=5/8), shows that for
each value of Rload1, an according output impedance can be
calulated to regulate the output to 1V. To visually support
this, Fig. 7 shows the output voltage in function of Rload1
for varying Rout. Each intersection with the 1V -horizontal
represents a valid operating point.
The equations that were earlier derived can be further
simplified, if the loads are modelled as current sources with
a minimum and maximum current consumption. In this case,
Vout can be calculated using the following formula:
Vout,i = VinV CRi + (ILoad,i − ILoad,i+1)Rout,i (3)
leading to a more insightful equation, with index i denoting
the regulated node, as in Fig. 11. Another formula that is used
during the design of SC converters, gives the output ripple
when operating in the SSL-region:
∆Vout,i =
Iout,i
2Nfrag(Co + κτCfly,tot,i)fsw,i
(4)
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Fig. 8: Model of a system with three vertically stacked loads
and two converters, regulating the intermediate nodes.
1/8
1/7
1/6
1/5
1/4
2/7
1/3
3/8
2/5
3/7
1/2
4/7
3/5
5/8
2/3
0.3
1  
3  
0.3
f s
w
 
(M
Hz
) Calc RFSL90Rout RFSL90.2R out RFSL90.4R out RFSL90.6R out
1/8
1/7
1/6
1/5
1/4
2/7
1/3
3/8
2/5
3/7
1/2
4/7
3/5
5/8
2/3
3  
10 
30 
100
V r
ip
pl
e
 
(m
V)
1/8
1/7
1/6
1/5
1/4
2/7
1/3
3/8
2/5
3/7
1/2
4/7
3/5
5/8
2/3
VCR
100 
200 
400 
1000
R o
u
t 
(+
)
Fig. 9: Calculated vs. simulated values for fsw, Vripple and
Rout in function of VCR.
with Iout,i the current delivered by the converter, Nfrag
the amount of out-of-phase fragments [11], Co the output
capacitance, κτ a topology-defined constant, Cfly,tot,i the
total amount of flying capacitance used in converter i, and
fsw,i the switching frequency of converter i. This equation by
expressing the output current of the converter as:
∆Iout,i =
VinV CRi − Vout,i
Rout,i
(5)
and assuming that the contribution of RSSL in Rout domi-
nates:
Rout,i =
KC
fsw,iCfly,tot,i
(6)
Filling in these two formulas in 4 leads to the following result:
∆Vi =
Cfly,tot,i(VinV CRi − Vout,i)
KC2Nfrag(Co + κτCfly,tot,i)
(7)
with KC a topological constant [11]. This result leads to
some interesting conclusions. When operating in the SSL-
region, the amount of ripple can be set by choosing the VCR,
along with the obvious amount of fragmentation and on-chip
capacitance. To further support this conclusion, assume three
loads stacked vertically, as in Fig. 8. Assume an input voltage
of 3V, while the internal nodes are regulated to 2V and 1V.
For node V2 = 1V , several VCRs are compared to one
another regarding required switching frequency, output ripple
and output impedance, for a given area (Cfly,tot = 1nF ,
Co = 10nF ) and maximum output current (Iout = ±1mA).
For each VCR, the above formulas are used and then compared
to simulation results, for varying values of Rfsl (Rfsl ∼=
0/0.2/0.4/0.6Rout).
Fig. 9 compares the simulated values with the calculated
values. The calculated results match very closely to the sim-
ulated values, where Rfsl ∼ 0. For larger values of Rfsl,
fsw and Rout still remain reasonably close to the predicted
values, although strictly speaking the converters no longer
operate in the SSL-region (eq. 4). The ripple however does
show some significant deviation for increasing Rfsl. When
moving towards the FSL-region, the dampening effect of the
on-resistance of the switches becomes non-negligible, leading
to the lower output ripples. However, the calculated results can
still be viewed as a theoretical upper bound on ripple, and are
close approximations at reduced output powers [11], where
RSSL dominates.
III. CONTROL LOOP OF A PUSH/PULL SC CONVERTER
More and more SC converter designs use a digital hys-
teretic control loop to regulate their output voltage. The
main advantages are very high bandwidth/fast response times,
straightforward operation and robustness [2] [1]. In a simple
single load SC converter, a hysteretic controller will toggle the
state of the power converter (φ1 ↔ φ2) whenever the output
voltage is lower than the reference voltage at the clocking
instance. However, thanks to the symmetrical nature of the
strong-arm comparator [1], a pulse will also be generated
whenever the output is higher than the reference voltage. These
dual outputs enable the control of push/pull converters: when
pushing, use the output that toggles when Vout < Vref (outp),
while the output that toggles when Vout < Vref should be
used when pulling (outn) (Fig. 10).
To decide whether the converter should push or pull, a
control loop is required that monitors the current consumption
of the loads. One way to do so is to insert sensing resistors
in series with the loads, and use the voltage drops over these
resistors to decide whether the converter should be pulling or
pushing. However, direct access to the current paths of the
loads might not be available, and a trade-off exists between
power lost by these sensing resistors and amplitude of the
sensing voltage. Bigger resistors lead to a larger sensing
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Fig. 10: Operation of the adapted hysteretic voltage control,
along with the push/pull comparator.
voltage, but also larger I2R-losses. Small sensing resistors
reduce these losses, but the resulting small signals require high
precision comparators (which in turn consume a large amount
of power) to correctly decide the mode.
Another way to do so is to monitor the output voltage by
means of a single comparator with hysteresis. As long as
the monitored node remains within the hysteresis band, no
change in mode occurs. Whenever the output voltage exceeds
the hysteresis band, the converter should switch modes. Fig.
10 shows the proposed control loop. At first, Iload2 is larger
than Iload1, and the hysteretic controller toggles each time
the output voltage drops below the reference voltage (while
push = 1). When Iload2 enters a low-activity state and
Iload1 draws more current, the output voltage rises at first
(V1 > Vref , converters remains inactive). Once the output
voltage crosses the threshold of the comparator with hysteresis,
a mode change occurs (push = 0), and the converter starts
pulling down the output voltage again, regulating the output
voltage once more, pulling current from Load1. The same
behaviour occurs when Load2 again starts drawing more
current than Load1. While using only conventional circuits,
the combination yields a new type of control loop for push/pull
SC converters.
IV. SIMULATIONS OF AN EXAMPLE CONVERTER
To validate the model and the conclusions previously drawn,
a complete transistor-level design has been made and sim-
ulated, using a 65nm CMOS design kit. Fig. 11 shows an
overview of the implemented system. Three loads are stacked
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Fig. 11: Three loads stacked vertically and two converters, with the block level visualisation of one of the converters. Each
converter has an identical control loop, but a different topological implementation.
vertically up to the input voltage of 3V, and each internal
node is supplied by its own push/pull SC converter. These
converters are each regulated by a separate control loop,
consisting of a digital hysteretic control loop, and an analog
comparator with hysteresis, as in Fig. 10. Each converter has
its input connected to the input voltage, leading to a different
topological implementation of the power converters (Fig.11).
For output node V1, the power converter is implemented using
topologies V CRpush = 5/7 and V CRpull = 3/5, while the
converter supplying node V2 uses topologies V CRpush = 2/5
and V CRpull = 2/7. The transistor-level implementation and
their capacitor arrangement in each phase is shown in Fig. 12.
Each power converter consists of an in-phase (0°) and an
anti-phase (180°) part, leading to symmetrical charge transfer
to the load in both phases. The power converter is then im-
plemented using four such fragments, operated out-of-phase,
to reduce output ripple [11]. The control loops however, are
identical for both converters, and operate at identical clock
frequencies, yet shifted by 180° with regards to each other.
The control loop operation is identical to the control loop as
explained in Section III.
The designed system has been extensively simulated, for
load steps of 20mA ↔ 80mA (50Ω ↔ 12.5Ω), so that each
converter needs to supply ±60mA, while load steps occur with
rise/fall times of 100ps. Fig. 13 shows the output voltages, load
currents and the push/pull decisions of the control loop. The
converter maintains regulation for every operating point, while
non-zero transient droops are only visible when switching
from push to pull mode, or vice versa (as in Fig. 10). Fig.
14 shows the load voltages, load currents, and the achieved
efficiencies for each of these operating points. This plot high-
lights the main advantage of stacking loads vertically: the high
achievable efficiency when loads are closely matched. In this
case where loads consume equal power, efficiencies of > 98%
can be achieved, limited only by the power consumption of the
control loop. Even when large mismatch currents are flowing
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conversion ratios.
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(IRl1 = IRl3 = 20mA, IRl2 = 80mA), a high efficiency of
81% is attained.
This converter has been designed to supply a mismatch
current of up to 60mA. While in our situation we assumed a
minimal power consumption of 20mW by the loads, the con-
verter is also able to cope with loads that turn off completely
(∼ 0mW power consumption). In this situation, the maximum
power consumption of the loads should be restricted to 60mW.
However, Fig. 15 shows the load voltages when loads, with a
maximum power consumption of 80mW, suddenly drop away.
As can be seen, the load voltages remain within ±50mV of the
intended output voltage. While unforseen, these load voltages
would not cause overvoltage stress, and hence guarantee safe
operation of the loads.
V. CONCLUSION
In this paper, the validity of extending Seeman’s model [10]
of SC DC-DC converters for supplying vertically stacked loads
has been discussed. It has been shown that for each output
voltage, two VCRs need to be chosen, one that is higher
than the ideal step down ratio, and one that is lower. From
this, formulas were deduced that can be used as a first design
guideline for designing such push/pull SC converters. These
calculations have been compared to simulation results, and are
shown to be in good accordance. Furthermore, implications
for the required control loop have been discussed, and a
block level implementation has been proposed. Finally, a full
transistor-level design has been simulated, of which the results
validate the operation of the system, and highlight the superior
achieved efficiencies.
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